

# APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. 040021-0307487

Invention: FABRICATING METHOD OF THIN FILM CAPACITOR

Inventor (s): Young-Hun SEO

**Address communications to the  
correspondence address  
associated with our Customer No**

**00909**

Pillsbury Winthrop LLP

This is a:

- ☐ Provisional Application
- ☒ Regular Utility Application
- ☐ Continuing Application
  - ☐ The contents of the parent are incorporated by reference
- ☐ PCT National Phase Application
- ☐ Design Application
- ☐ Reissue Application
- ☐ Plant Application
- ☐ Substitute Specification
  - Sub. Spec Filed \_\_\_\_\_
  - in App. No. \_\_\_\_\_ / \_\_\_\_\_
- ☐ Marked up Specification re
  - Sub. Spec. filed \_\_\_\_\_
  - In App. No \_\_\_\_\_ / \_\_\_\_\_

## SPECIFICATION

## **TITLE OF THE INVENTION**

### **FABRICATING METHOD OF THIN FILM CAPACITOR**

## **BACKGROUND OF THE INVENTION**

5

### **(a) Field of the Invention**

The present invention relates to a method of fabricating a semiconductor device, and more particularly, to a method of fabricating a thin film capacitor having an MIM (Metal/Insulator/Metal) structure.

10

### **(b) Description of the Related Art**

Recently, in the field of analog circuits requiring high-speed operation, a semiconductor device having higher capacity has been developed. Generally, in case a capacitor has a PIP structure where a polysilicon layer, an insulator layer, and a polysilicon layer are laminated, there is a disadvantage that, as the upper electrode and the lower electrode use conductive polysilicon, oxidation occurs in the interfaces between the electrodes and a dielectric thin film so that natural oxide is formed and thus total capacitance falls.

15

To solve the disadvantage, the structure of the capacitor has been changed into an MIS (Metal/Insulator/Semiconductor) structure or an MIM structure. Then, the MIM structure thereof has low resistivity and no parasitic capacitance due to depletion therein, such that it is mainly used in high performance semiconductor devices.

20

Conventional arts related to thin film capacitors are disclosed in U.S. Patent Nos. 6,436,787; 6,426,250; 6,387,775; 6,271,084; and 6,159,793.

25

Then, a method of fabricating a thin film capacitor having the conventional MIM structure will be briefly described. Fig. 1 is a cut view showing a thin film capacitor having the conventional MIM structure.

In order to fabricate a capacitor having such conventional MIM structure, first, conventional semiconductor fabricating processes are carried out over a semiconductor substrate 1, and then a lower insulating film 2 is formed.

30

Next, lower metal wiring 3, a dielectric layer 4, and upper metal wiring 5 are formed on the lower insulating film 2 in order.

Herein, the lower metal wiring 3 corresponds to a first electrode layer of the MIM capacitor, and the upper metal wiring 5 corresponds to a second electrode layer of

the MIM capacitor.

Then, the upper metal wiring 5 is selectively etched to have a predetermined width, and then the dielectric layer 4 and the lower metal wiring 3 are selectively etched to have a predetermined width.

As described above, capacitance of the conventional MIM capacitor depends on the size of the upper metal wiring 5.

Then, with higher integration of semiconductor devices, the size of the device has been reduced, such that the size of the upper metal wiring comes to be small. Thus, in order to maintain capacitance with no reduction, while the depth of the dielectric layer or the total size is reduced, various methods for increasing the size between metals with reduced have been researched. Such methods are to improve operating speed by increasing the coupling ratio to ensure capacitance.

However, such methods of increasing the coupling ration with maintaining the capacitance come to reach the limitations, and thus new methods are urgently required.

## **SUMMARY OF THE INVENTION**

In considerations of the above problems, it is an object of the present invention to provide a minimized semiconductor device with no capacitance variation of a capacitor.

To achieve the object described above, according to an aspect of the present invention, a method of fabricating a thin film capacitor comprising steps of forming a first via and a second via which are isolated with a predetermined distance by selectively etching an interlayer insulating film formed over the entire structure of a semiconductor substrate, filling in the first via and the second via with a first metal material, forming a capacitor window by etching the interlayer insulating film between the first via and the second via to have a predetermined depth, forming a dielectric layer on an inner wall, and forming a second metal material to fill in the capacitor window.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention, and, together with the

description, serve to explain the principles of the invention:

Fig. 1 is a cut view showing a conventional thin film capacitor; and

Figs. 2a to 2e are cut views showing a method of fabricating a thin film capacitor according to an embodiment of the present invention.

5

#### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

Hereinafter, a method of fabricating a thin film capacitor according to the present invention will be described in detail.

10 Figs. 2a to 2e are cut views showing a method of fabricating a thin film capacitor according to an embodiment of the present invention

First, as shown in Fig. 2a, structure of a semiconductor substrate 11, on which individual elements are formed using a traditional process of forming a semiconductor device, is formed, and then an interlayer insulating film 12 which is composed of oxide  
15 such as PSG, etc. is formed on the structure of the semiconductor substrate 11.

Subsequently, photoresistive film is applied on the interlayer insulating film 12, and then exposed and developed to form a first photoresistive pattern 13 exposing predetermined portions in which vias are to be formed. At this point, each via is designed to have a predetermined width and to be a two-line shape isolated to each  
20 other with a predetermined distance. Thus, opening portions of the photoresistive film pattern 13 has two lines isolated to each other with a predetermined distance, each line having a predetermined width.

Then, as shown in Fig. 2b, the exposed interlayer insulating film 12 is etched to form vias 100 using the first photoresistive film pattern 13 as a mask, and then the  
25 first photoresistive film pattern 13 is removed and a cleaning process is carried out. The vias 100 have two lines isolated to each other with a predetermined distance, each line having a predetermined width.

Subsequently, tungsten 14 is deposited over the entire structure of the interlayer insulating film 12 including the inner portion of the vias 100 to fill in the vias  
30 100, and then planarization of the upper surface is done by carrying out a planarization process of a CMP (Chemical Mechanical Polishing) until the interlayer insulating film 12 is exposed.

Then, as shown in Fig. 2c, a photoresistive film is applied on the planarized upper surface, and then exposed and developed to form a second photoresistive film

pattern 15 exposing the interlayer insulating film 12 located between tungstens 14 filled in the two linear vias 100.

Then, as shown in Fig. 2d, the exposed interlayer insulating film 12 is etched using the second photoresistive film pattern 15 as a mask to have a predetermined thickness, and thus form a capacitor window 200. At this point, because the interlayer insulating film 12 remains in the side wall of the capacitor window 200, the interlayer insulating film 12 is etched to completely remove.

When the interlayer insulating film 12 is etched to form the capacitor window 200, the etch thickness can be controlled in accordance with final capacitance of the capacitor.

Subsequently, a dielectric layer 16 is deposited thinly over the entire upper surface of the tungsten 14 and the interlayer insulating film 12 including the inner wall of the capacitor window 200.

Then, as shown in Fig. 2e, a metal material 17, such as W, Ti, TiN, or Al, is deposited on the dielectric layer 16 to fill in the capacitor window 200. At this point, the metal material 17 corresponds to a second electrode layer of an MIM capacitor.

In this regards, because the dielectric layer 16 is formed on inner wall of the capacitor window, compared a conventional capacitor, a first electrode layer, a dielectric layer, and a second electrode layer have broader contact size.

As described above, according to the present invention, because an interlayer insulating film is selectively etched to form a first electrode layer, and capacitor window is formed between them, and then a dielectric layer is formed on the inner wall of the capacitor window and a second electrode layer is formed to fill in the capacitor window, there is effect that contact size of the first electrode layer, a dielectric layer, and a second electrode layer come to broader and thus capacitance of the capacitor is increased.

Accordingly, capacitance of capacitor in minimized semiconductor device comes to be ensured.

Although preferred embodiment of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.